Introduction to Verilog

VerilogThis blog motto is FPGA projects in VHDL. It also includes free VHDL books. But, in a past comment on Hacker News I saw this nice Verilog short guide and I knew I have to share it here.

Besides, the FPGA world is evolving. In my experience, it is not enough to know one manufacturer. You may need more. Nor it is enough to know only VHDL. You’d better know also Verilog. And even start thinking to learn other resources and tools, like HLS.

So, now that I have finished (more or less) for publishing this link, here it is

The short, 32 page guide includes the following subjects:

  • Gate-Level Modelling
  • Data Types
  • Operators
  • Operands
  • Modules
  • Behavioral Modeling
  • Functions
  • Component Inference
  • Finite State Machines
  • Compiler Directives
  • System Tasks and Functions
  • Test Benches, and
  • Memories
This short and useful Introduction to Verilog is published by Carleton University

fpgaer7

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google+ photo

You are commenting using your Google+ account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

w

Connecting to %s