Cyclone V GX Starter Kit – Introduction

  The Cyclone V GX Starter kit is an Evaluation Board (EVB) from Terasic based on Altera's Cyclone V GX FPGA. The Cyclone V Starter Kit development board includes hardware such as Arduino Header, on-board USB Blaster, audio and video capabilities and much more On further entries of the blog, I will be including several … Continue reading Cyclone V GX Starter Kit – Introduction

Advertisements

FPGA internal tri-state buses

For me, and for many other designers, the first time we saw the internal memory blocks in an FPGA came as a little shock. Some of us were used to RAM devices used in Board Design. These devices use bidirectional data buses. Even the fastest memories, DDRn DRAMs, use bidirectional data buses ('n' has changed … Continue reading FPGA internal tri-state buses

Timers Block – Part Three

On the previous entries of this series we already commented about: How to code a single timer block, and How to create a block of timers In this third part of the series (as promised), we will show how to implement the timers block by using, not registers, but memory blocks. Memory blocks are an … Continue reading Timers Block – Part Three

Best FPGA development practices – Whitepaper

This whitepaper by Charles Fulk and RC Cofer is an excellent summary of several techniques, tools and design guidelines for FPGA: FPGA design process Revision control Coding guidelines Scripting automation PCB design for FPGA VHDL capture and simulation (including OS-VVM package) Project Management Design Resources The whitepaper is available here

MIF_Gen – A Matlab Utility

Many times I find myself in the need of generating data for testing. We need data for verification, either done on simulation or on the real target. One easy way to test our system is to generate data vectors on RAM. Altera RAM IP includes the ability to initialize RAM contents during power-up by means … Continue reading MIF_Gen – A Matlab Utility

BeMicro CV – HW & SW LED flasher

The second project for the BeMicro CV board will be a HW/SW LED flasher. From the LEDs present in the board, some will be flashed by HW, and others will be flashed by SW running on a NIOS processor. For an introduction about the Be Micro CV evaluation board, please refer to this post. What will … Continue reading BeMicro CV – HW & SW LED flasher

FPGA Design Flow Summary

Are you going to make an FPGA design? Are you asking yourself where to start, how to continue, and finish? These are the basic steps of an FPGA design flow: Design Requirements: A High Level Description of the desired functionality. Architecture Specification: In response to the Requirements, a High Level Design is produced. Normally this … Continue reading FPGA Design Flow Summary