Click on any of the links below to receive more details and example code for the VHDL-2008 language constructs and statements
Language constructs
| Entity | Component declaration | Component instantiation | |
| Architecture | Package | Package Body | |
| Process | Function | Procedure |
Sequential Statements
| If | Case | Case? |
| For loop | If Generate | Case Generate |
FPGA'er 